Introduction
This paper describes the fabrication process of an ele trostatic mirco-lens (lenslet) array for the Reflective Ele tron Beam Lithography (REBL) tool [1, 2] . The REBL concept is designed to enable a high throughput e writing process for maskless lithography. The lenslet array is a key component in the set-up. It enables the splitting a single incoming e-beam into an array of beamlets that can be controlled individually. Figure 1 depicts the layout and operation of the lenslet structure. An electron beam is bent towards the lenslet array and decelerated to a few eV. The electrons enter the lenslet holes. 4 ring electrodes in the holes help to focus the ele trons. The bottom electrode voltage can be switched by a CMOS circuitry below and either reflects or absorbs the incoming electrons. In this way the incoming electron beam is split into multiple smaller beamlets. Hence, allowing massive parallelization of the e-beam writ following sections describe the processing of the lenslets and the integration of the lenslet devices on top on a CMOS digital pattern generator (DPG) chip.
Lenslet patterning
The lenslets consist of a densely packed array of 4 deep cylindrical holes through alternating conductive TiN and insulating SiO 2 layers. The top spacing between the holes was targeted at 200nm. The patterning of the 4 deep holes with only 200nm of spacing between the holes, was one of the most challenging developments in the len let processing. To avoid the complexity of an etch through a stack of alternating TiN and SiO 2 [1, 2] . The REBL concept is designed to enable a high throughput e-beam writing process for maskless lithography. The lenslet array enables the splitting of beam into an array of beamlets that can of the lenslet structure and a cross secof the electron beam reflection prin- Figure 1 depicts the layout and operation of the lenslet structure. An electron beam is bent towards the lenslet array and decelerated to a few eV. The electrons enter the lenslet in the holes help to focus the elecom electrode voltage can be switched by a CMOS circuitry below and either reflects or absorbs the incoming electrons. In this way the incoming electron beam is split into multiple smaller beamlets. Hence A litho process window screening showed a stable process for hole sizes on the mask of and below. For larger holes, thicknes observed on the narrow resist lines in between the holes. The hard-mask thickness and etch conditions were further tuned for the selected litho process. It was found that 1.3 APF and 350nm SiOC hard mask is needed to preserve the spacing and obtain round holes after etch.
The lenslet structure has to be covered (fig high resistive coating layer to prevent charge build on the sidewalls. The coating needs electrode layers. Therefore, the different electrode layers are exposed with slightly different hole diameters and stringent alignment requirements have to be met. napshots at different stages in the process: after bottom and after hole etch the patterning of 4µm deep holes with spacing a DUV litho process using 485nm of resist thickness on top of a dual hard-mask of amorphous carbon was selected. A litho process window screening showed a stable the mask of 1.44µm (pitch 1.6µm) and below. For larger holes, thickness loss of the resist was observed on the narrow resist lines in between the holes. mask thickness and etch conditions were further tuned for the selected litho process. It was found that 1.3µm APF and 350nm SiOC hard mask is needed to preserve the spacing and obtain round holes after etch.
The lenslet structure has to be covered (fig 3) with a high resistive coating layer to prevent charge build-up [3] needs to be in contact with all the different electrode layers different hole diameters (Table I) ment requirements have to be met. Table1: litho performance: hole diameter, applied overlay corrections to underlying electrode and overlay performance after cor- show that shifts (translational) from layer to layer in the order of 10 to 50nm (mean value) are present. These mismatches can be reduced by impl menting an overlay feedback loop. The table I shows the applied corrections and remaining overlay errors. In parallel to the hole patterning development, a study was carried out to find a suitable high resistive best candidate film was an ALD TiAlO film. AL ratio and the film thickness (fig 3) are tuned to achieve a film with the sheet resistance values in the (TΩ/ ) and a stable behavior for the voltage range from 0.01 to 0.3MV/cm. The connections between the various electrode layers made by arrays of vias (Φ=400nm, aspect ratio 2 are filled by the electrode TiN deposition only. To achieve sufficient sidewall coverage inside the via from layer to layer in the order of 10 to 50nm (mean value)
These mismatches can be reduced by imple-. The table I shows the applied corrections and remaining overlay errors.
In parallel to the hole patterning development, a study high resistive coating. The n ALD TiAlO film. Both the Ti to are tuned to achieve a film with the sheet resistance values in the targeted range for the voltage range from film designed as charge drain is section describes the processing required to fabribetween the lenslet electrode lying CMOS chip. To minimvias and pads on the lenslet processing a design as depicted in figure 4 was selenslets with connection to CMOS and the via connections in the pad area
The connections between the various electrode layers is aspect ratio 2). The vias are filled by the electrode TiN deposition only. To achieve sufficient sidewall coverage inside the via, a combination of ALD and PVD TiN is used. The ALD layer provides sidewall coverage in the vias for while the PVD layer is used to reach the target thickness 60nm for the electrode layer (Fig. 4) .
The resistance of a single via is measured to be less than 1kΩ. Multiple vias are placed in parallel to obtain r sistance values of less than 10 tween the top and bottom electrode layers.
For the connections to the CMOS circuit a resistance less than 0.2Ω is required in the bondpads by placing the Al layer from the bonding pads immediately on top of the bottom electrode. This design avoids complexity of additional low resistive layers (Cu or Al) between the lenslet via and electrode levels. electrode of each hole is connected Cu level of the CMOS DPG chip. This was achieved by patterning a 900nm wide via layer on top of the metal9.
The full functionality of the chip can only be fully demonstrated in the REBL eand the chip on special purpose package. testchip (without the CMOS) the ebeam column for demonstration of the lenslet focusing behavior. First line patterns were generated with t set-up [4] .
Conclusions
This paper describes a novel process for the production of electrostatic lenslets for the REBL tool. We have the patterning of the lenslet structures with good control over hole diameter, uniformity and alignment grated the device on top of a CMOS DPG chip with all r quired electrical connections. Work is ongoing to full device performance in the REBL tool.
used. The ALD layer provides sidewall coverage in the vias for improved conductivity while the PVD layer is used to reach the target thickness of 60nm for the electrode layer (Fig. 4) .
The resistance of a single via is measured to be less . Multiple vias are placed in parallel to obtain resistance values of less than 10Ω for the interconnects between the top and bottom electrode layers.
For the connections to the CMOS circuit a resistance of in the bondpads. This is achieved by placing the Al layer from the bonding pads immediately on top of the bottom electrode. This design avoids using the low resistive layers (Cu or Al) between the lenslet via and electrode levels. The bottom connected directly to the Metal9 CMOS DPG chip. This was achieved by patterning a 900nm wide via through the 150nm capping functionality of the chip can only be fully -beam column after mounting and the chip on special purpose package. So far a static (without the CMOS) was mounted succesfully in the ebeam column for demonstration of the lenslet focusing behavior. First line patterns were generated with this This paper describes a novel process for the production of electrostatic lenslets for the REBL tool. We have shown the patterning of the lenslet structures with good control diameter, uniformity and alignment and integrated the device on top of a CMOS DPG chip with all re-. Work is ongoing to prove the device performance in the REBL tool. The views, opinions, and/or findings contained in this article are those of the author and should not be interpreted as representing the official views or policies, either expressed or implied, of the Defense Advanced Research Projects Agency or the Department of Defense.
